


FIG. 4



2a: FIRST CASE

3: SWITCH

4: MEMORY BODY (IC BODY)

4a: WIRING SUBSTRATE

4t: EXTERNAL CONNECTING TERMINAL

C1: FIRST END SIDE

C2: SECOND END SIDE

CL: MIDLINE

FIG. 5




FIG. 6




FIG. 7





FIG. 8






FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25






FIG. 26








FIG. 29





FIG. 30






FIG. 32







FIG. 33










FIG. 37






FIG. 38








FIG. 41





FIG. 42






FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51





FIG. 52






FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59




FIG. 60(a) FIG. 60(b) 4t DAT1 DAT1 DAT0 DAT0 DAT7 VSS VSS DAT6 **CLK CLK VCC VCC** _ 4t **VSS VSS** DAT5 **CMD CMD** DAT4 CD/DAT3 DAT3 DAT2 DAT2 4t 8-BIT MODE PIN ARRAY 4-BIT MODE PIN ARRAY

FIG. 60(c)




FIG. 61




FIG. 62

